

University of Baghdad	
Department	computer Engineering
Full Name	Zahraa Qasem Jaber
Thesis Title	Parallelizing Face Identification System Based
THESIS THE	on Multi-cores CPU and GPU
Year	2014
Abstract	Face recognition is a pattern recognition technique and one of the most important biometrics. The accuracy is not a major problem that specifies the performance of automatic face recognition system alone, the time factor is also considered a major factor in real time environments. Motivated by such challenge, this thesis proposes a Real Time Face Identification System (RTFIS). In doing so, this thesis reviews the state-of-the-art of the face recognition systems and the current parallel processing technologies and available tools. Moreover, this thesis provides the architectural design, detailed design, and implementation of the RTFIS.In order to judge the speed up obtained in adopting recent technologies and parallel processing design patterns, this thesis proposes four variants implementations (models) of the RTFIS, the four variants are performed by using Fisherface algorithm for face recognition and Haar-cascade algorithm for face detection, In addition, these implementations are based on industrial standard tools involve Open Computer Vision (OpenCV) version 2.4.8, Microsoft .Net framework 4, C# programming language, EmguCV version windows universal CUDA 2.9.0.1922,and heterogeneous processing units. The first variant is performed using single core CPU (CPU Mono) to run both detection and recognition phases, second variant is performed by employing multi-core CPU (CPU Parallel) to run both detection and recognition phases, third variant is implemented by employing a combination of single core CPU and GPU (Hybrid Mono) to run detection on GPU and recognition on CPU. The experiment consists of applying 400 pictures for 40 persons' faces (10 images per a person), defining, training, and recogniting these pictures on these four variants, the experiment is taken place on the same environment. Finally, this thesis determines the speed up obtained for the three advanced implementations (i.e., Hybrid Parallel model, CPU Parallel model, and Hybrid Mono model) against the convention implementation (i.e., CPU Mono